

TEMIC

Siliconix

SUP/SUB75N06-08


N-Channel Enhancement-Mode Transistors

175°C Maximum Junction Temperature

Product Summary

V _{(BR)DSS} (V)	r _{D(on)} (Ω)	I _D (A)
60	0.008	75 ^a


TO-220AB




DRAIN connected to TAB

Top View
SUP75N06-08

TO-263



Top View
SUB75N06-08



N-Channel MOSFET

Absolute Maximum Ratings (T_C = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current (T _J = 175°C)	I _D	75 ^a	A
T _C = 125°C		55	
Pulsed Drain Current	I _{DM}	240	
Avalanche Current	I _{AR}	60	
Repetitive Avalanche Energy ^b	E _{AR}	280	mJ
Power Dissipation	P _D	187 ^c	W
T _A = 25°C (TO-263) ^d		3.7	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Junction-to-Ambient	R _{thJA}	40	°C/W
PCB Mount (TO-263) ^d		62.5	
Junction-to-Case	R _{thJC}	0.8	

Notes

- a. Package limited.
- b. Duty cycle ≤ 1%.
- c. See SOA curve for voltage derating.
- d. When mounted on 1" square PCB (FR-4 material).







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.0	3.0	4.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$		1		μA
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^\circ\text{C}$		50		
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 175^\circ\text{C}$		150		
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	120			A
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}$		0.007	0.008	Ω
		$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}, T_J = 125^\circ\text{C}$			0.012	
		$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}, T_J = 175^\circ\text{C}$			0.016	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 30 \text{ A}$	30			S
Dynamic^a						
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		4800		pF
Output Capacitance	C_{oss}			910		
Reverse Transfer Capacitance	C_{rss}			270		
Total Gate Charge ^c	Q_g	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 75 \text{ A}$		85	120	nC
Gate-Source Charge ^c	Q_{gs}			28		
Gate-Drain Charge ^c	Q_{gd}			26		
Turn-On Delay Time ^c	$t_{d(\text{on})}$	$V_{DD} = 30 \text{ V}, R_L = 0.47 \Omega$ $I_D \approx 75 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 2.5 \Omega$		20	40	ns
Rise Time ^c	t_r			95	200	
Turn-Off Delay Time ^c	$t_{d(\text{off})}$			65	120	
Fall Time ^c	t_f			20	60	
Source-Drain Diode Ratings and Characteristics ($T_C = 25^\circ\text{C}$)^a						
Continuous Current	I_S				75	A
Pulsed Current	I_{SM}				240	
Forward Voltage ^b	V_{SD}	$I_F = 75 \text{ A}, V_{GS} = 0 \text{ V}$		1.0	1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 75 \text{ A}, \text{di}/\text{dt} = 100 \text{ A}/\mu\text{s}$		67	120	ns
Peak Reverse Recovery Current	$I_{RM(\text{REC})}$			6	8	A
Reverse Recovery Charge	Q_{rr}			0.2	0.48	μC



Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test: pulse width $\leq 300 \mu\text{sec}$, duty cycle $\leq 2\%$.
- c. Independent of operating temperature.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)



Thermal Ratings

